

PAN3201DH LOW POWER CMOS OPTICAL MOUSE SENSOR

General Description

The PAN3201DH is a high performance and low power CMOS process optical mouse sensor with DSP integration chip that serves as a non-mechanical motion estimation engine for implementing a computer mouse.


Feat	tures	Key Specificatio	n ///////////////////////
	Single power supply		1.11 11 11
	Precise optical motion estimation technology	Power Supply	1.73V~1.87V (VDDD, VDDA, VDD) 2.5V~2.9V (VDD)
	Complete 2-D motion sensor		
	No mechanical parts	Optical Lens	1:1
	Accurate motion estimation over a wide range of surfaces	System Clock	18.432 MHz
	High speed motion detection up to 37 inches/sec	Speed	37 inches/sec @ F _{CLK} =24.576MHz
	High resolution up to 1000cpi	34	
	Resolution setting by two method	Resolution	400/500/600/800(default)/1000 cpi
	♦ CPI IO trap select pin (pin15) to 400, 600, 800 cpi	Frame Rate	3000 frames/sec
	 Register setting to 400, 500, 600, 800, 1000 cpi 	Operating Current	4.5mA @Mouse moving (Normal) 600uA @Mouse not moving (Sleep1) 100uA @Mouse not moving (Sleep2)
	Power down pin and register setting for low power dissipation.		30uA @Power down mode
	Power saving mode during times of no movement	Package	Shrunk DIP20
	Serial Interface for programming and data transfer		
	SWKINT pin to wake up micro-controller when sensor wakeup from sleep mode		

Ordering Information

Order number	1/0	Resolution
PAN3201DH	CMOS output	800 cpi

1. Pin Description

			*//
Pin No.	Name	Type	Definition
1	VSS_LED	GND	LED ground
2	LED	OUT	LED control
3	OSCOUT	OUT	Resonator output
4	OSCIN	IN	Resonator input
5	VDDD	PWR	Chip digital power, 1.8V
6	VSSD	GND	Chip digital ground
7	VSSA	GND	Chip analog ground
8	VDD	PWR	Chip I/O power voltage, 1.73V~1.87V(V _{dd1}) or 2.5V~2.9V(V _{dd2})
9	VDDA	PWR	Chip analog power, 1.8V
10	VREF	BYPASS	Analog voltage reference
11	YA	OUT	YA quadrature output
12	YB	OUT	YB quadrature output
13	XA	OUT	XA quadrature output
14	XB	OUT	XB quadrature output
15	СРІ	IN	CPI IO trap select pin Pull-high to VCC (V _{dd1} or V _{dd2}): 600 cpi Pull-low to GND : 800 cpi Floating: 400 cpi
16	NC	-	No connection
17	SWKINT	OUT	Sensor wakeup interrupt
18	SCLK	IN	Serial interface clock
19	SDIO	I/O	Serial interface bi-direction data
20	PD	IN \	Power down pin, active high



All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

E-mail: fae service@pixart.com.tw V1.0

2. Block Diagram and Operation





Figure3. Block diagram

The PAN3201DH is a high performance and low power CMOS process optical mouse sensor with DSP integration chip that serves as a non-mechanical motion estimation engine for implementing a computer mouse. It is based on new optical navigation technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement. The sensor is in a 20pin optical package. The output format is two-channel quadrature (X and Y direction), which emulates encoder phototransistors. The current X and Y information are also available in registers accessed via a serial port.



3. Registers and Operation


The PAN3201DH can be programmed through registers, via the serial port, and DSP configuration and motion data can be read from these registers. All registers not listed are reserved, and should never be written by firmware.

3.1 Registers

Address	Name	R/W	Default	Data Type
0x00	Product_ID	R	0x30	Eight bits [11:4] number with the product identifier
0x01	Product_ID	R	0x2N	Four bits [3:0] number with the product identifier Reserved [3:0] number is reserved for future
0x02	Motion_Status	R	-	Bit field
0x03	Delta_X	R	-	Eight bits 2's complement number
0x04	Delta_Y	R	-	Eight bits 2's complement number
0x05	Operation_Mode	R/W	- (Bit field
0x06	Configuration	R/W	-	Bit field
0x07	Image_Quality	R	-	Eight bits unsigned integer

3.2 Register Descriptions

0x00		Product_ID									
Bit	7 6 5 4 3 2 0										
Field		\overline{C}		PID	11:4]						
Usage	The value is OK.	The value in this register can't change. It can be used to verify that the serial communications link is OK.									
0x01			///	Prod	uct_ID	11/2					
Bit	7	6	5	4	3	2	1	0			
Field		PID[3:0] Reserved [3:0]									
Usage	communica		OK Reserve	d [3:0] is a v		o verify that the over over over the over over over over over over over ove		sed to			



0x02				Motion	_Status	M.				
Bit	7	6	5	4	3	2	1	0		
Field	Motion	Reserv	ed[6:5]	DYOVF	DXOVF		RES[2:0]			
Usage	so, then the the motion length Reading this reading the	user should ouffers have is register fr Delta_X and	allows the user to determine if motion has occurred since the last time it was read. If er should read registers 0x03 and 0x04 to get the accumulated motion. It also tells if fers have overflowed since the last reading. The current resolution is also shown. The current resolution is also shown.							
Notes	Field Name	Descri	ption	b						
	Motion	0 = Nc	n since last re motion (De otion occurre	fault)	for reading in	n Delta X and	d Delta_Y r	egisters		
	Reserved[6:	[5] Reserv	ed for future					V .		
	DYOVF	0 = Nc	n Delta Y ove overflow (I cerflow has o	Default) 🦳	uffer has over	flowed since	last report)		
	DXOVF	$0 = N_0$	Delta X ove overflow (I erflow has o	Qefault)	uffer has over	flowed since	last report			
	RES[2:0]	Resolu 000 = 001 = 010 = 011 = 100 =	500 600 800	s per inch						
0x03			2 11/1	Delt	ta_X					
Bit	7	6	5	4.	3	2	1	0		
Field	3 X7	X6	X5	X4	X3	X2	X1	X0		
Usage		nt is counts si Report rang			value is deter	mined by reso	olution. Rea	ding clears		
0x04				Delt	ta_Y					
Bit	X	8	1/5	4	3	2	1	0		
Field	Y7	Y6	Y5	/ Y4	Y3	Y2	Y1	Y0		
Usage		nt is counts si Report rang			value is deter	mined by reso	olution. Rea	ding clears		

0x05				Operation	_Mode	W		
Bit	7	6	5	4	3	2	1	0
Field	LEDsht_enh	XY_enh	Reserved	Slp_enh	Slp2au	Slp2mu	Slplmu	Wakeup
Usage	sleep1 mod 2. Enable sleep mode. After sleep1 mode And after 3 sleep2 mode Mode Sleep1 Sleep2 3. Only one of	and optional de[4:0] ble sleep mode sleep mode enter sleep enter s	de de le¹ de² 2³ 1³ om sleep mod disable autor 1 mode. Afte on sleep1 modunction, that t moving during is detected oving during moving or forms rate @300 patts slp2mu_0	natic entering or 200 ms not de until movi is 3 modes wring normal or wakeup it sleep1 modorce wakeup 000frame/sec	g sleep2 mod moving dur ing is detecte rill be used, n mode, chip v s asserted: le, the chip v to normal mod Active du 3.8%	e, that is, on ing normal r d or wakeup ormal mode will enter sleed ty cycle @30	ly 2 modes venode, the chi is asserted sleep 1 mode, a cep 2 mode, a cep	vill be used, p will enter and sleep2 and keep on and keep on same time,
Notes	internal sign	nal. Description	n \					
	LEDsht_enh		r enable / dis	able		7		
(XY_enh	XY quadrat 0 = Disable 1 = Enable		nable/disable				
	Reserved	Reserved for	or future					
Sleep mode enable/disable 0 = Disable 1 = Enable (Default)								
Automatic enter sleep2 mode enable/disable 0 = Disable 1 = Enable (Default)								
	Slp2mu Manual enter sleep2 mode, set "1" will enter sleep2 and this bit will be reset to "0"							
	Slp1mu	Manual ent	er sleep1 mo	de, set "1" w	ill enter sleep	2 and this bi	t will be rese	et to "0"
	Wakeup	Manual wal	ke up from sl	leep mode, se	t "1" will ent	ter wakeup a	nd this bit wi	ll be reset

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

PixArt Imaging Inc.

E-mail: fae service@pixart.com.tw V1.0, Mar. 2006

0x06				Config	uration						
Bit	7	6	5	4	3	2	1	0			
Field	Reset	Reserved	Cpimd	Swk_enh	PD 🤇	Reserved	Reserved CPI [1:0]				
Usage			tion register allows the user to change the configuration of the sensor. are the bits, their default values, and optional values.								
Notes	Field Name Description										
	Reset	0 = Nc	nip reset ormal opera ll chip reset	tion mode (D	efault)						
	Reserved[7	[:4] Reserv	ed for future	,				The state of			
	Cpimd	Cpi m	ode select	103,							
	PD Power down mode 0 = Normal operation (Default) 1 = Power down mode										
	Reserved	Reserv	ed for future								
	CPI[1:0]	Cpime 00 = 10 = 10 = 11 = Cpime 00 = 01 = 10 =	d = 0 = 800 = 400 = 400 = 600	setting, setting	with cpi mo	ode select bit	(Cpimd)				
0x07			3.11	Image_	Quality			_			
Bit	7	6	5	4	3	2	1	0			
Field	3			Imgq							
Usage		lity is a qualite evel for norm		e sensor in the	e current frai	ne. Report ra	nge 0~255.	Γhe			
Notes	Field Nam	e Descri	iption								
	Imgqa[7:0]	Image	quality repo	rt range: 0(wo	orst) ~ 255(b	est).					
		<	11 11	\vee		•					

4. Specifications

Absolute Maximum Ratings


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum

rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min	Max	Unit	Notes
T_{STG}	Storage temperature	-40	85	$^{\circ}\!\mathbb{C}$	12/1/2/1/
TA	Operating Temperature	-15	55	°C	
M	DC supply voltage	-0.5	$V_{dd1} + 0.2$	V	
V_{DC}		-0.5	$V_{dd2} + 0.3$	V	
V _{IN}	DC input voltage	-0.5	V _{DC}	V	All I/Q pin
	Lead Solder Temp	-	260	°C	For 10 seconds, 1.6mm below seating plane.
ESD		_	2	kV	All pins, human body model MIL 883 Method 3015

Recommend Operating Condition

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
T _A	Operating Temperature	0	(-(-)	40	°C,	
V_{dd1}	Power supply voltage	1.73	1.8	1.87	i, Ki	VDDD, VDDA, VDD short
V_{dd2}	Tower suppry voltage	2.5	2.7	2.9		VDD
V_N	Supply noise	-1	-	100	mV	Peak to peak within 0-100 MHz
Z	Distance from lens reference plane to surface	2.3	2,4	2.5	mm	Refer to Figure 4.
R	Resolution	400	800	1000	cpi	
A	Acceleration		I Fin	TBD	g	
SCLK	Serial Port Clock Frequency	- 1		10	MHz	
C_{L}	Load capacitance of resonator	15		30	pF	15 pF @ F _{CLK} =24.567MHz 30 pF @ F _{CLK} =18.432MHz
F _{CK}	Clock Frequency	12.000	18.432	24.576	MHz	Set by crystal or ceramic resonator.
FR	Frame Rate	1953	3000	4000	Frames/s	1953 frames/s @ F _{CLK} =12.000MHz 3000 frames/s @ F _{CLK} =18.432MHz 4000 frames/s @ F _{CLK} =24.567MHz
S	Speed	18	28	37	Inches/s	18 inches/s @ F _{CLK} =12.000MHz 28 inches/s @ F _{CLK} =18.432MHz 37 inches/s @ F _{CLK} =24.567MHz



AC Operating Condition

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD} =1.8 V, pin 5,8,9 short, F_{CLK} =18.432MHz

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
t _{PDR}	PD Pulse Register	-	-	333	us	One frame time maximum after setting bit 3 in the Configuration register @3000frame/sec. (Refer to Figure 16)
t_{PD}	Power Down	-	500	_	us	From PD↑. (Refer to Figure 14)
$t_{ m PDW}$	PD Pulse Width	700	-	-	us	Pulse width to reset the serial interface. (Refer to Figure 14)
$t_{ m PUPD}$	Power Up from PD↓	TBD	_ (TBD	ms	From PD↓ to valid quad signals. After t _{PUPD} , all registers contain valid data from first image after PD↓. Note that an additional TBD frames for Auto-Exposure (AE) stabilization may be required if mouse movement occurred while PD was high. (Refer to Figure 14)
$t_{ m PU}$	Power Up from V _{DD} ↑	TBD	-	TBD	ms	From V _{DD} ↑ to valid quad signals. 500usec + TBD frames.
$t_{ m HOLD}$	SDIO read hold time	2-	3	_ ^	us	Minimum hold time for valid data. (Refer to Figure 11)
t_{RESYNC}	Serial Interface RESYNC.	1	11-	(5)	us	@3000frame/sec (Refer to Figure 13)
t_{SIWTT}	Serial Interface Watchdog Timer Timeout	1.7	-	-//	ms	@3000frame/sec (Refer to Figure 13)
t _{SWKINT}	Sensor wakeup interrupt time	160	333	-	us	
t_r, t_f	Rise and Fall Times: SDIO	X	25, 20		ns	$C_L = 30 \text{pf}$
t_r, t_f	Rise and Fall Times: XA, XB, YA, YB	Nil.	30, 25	\ <u>-</u>	ns	$G_{\rm L} = 30 \rm pf$
t_r, t_f	Rise and Fall Times: ILED		10, 10	-	ns	LED bin grade: R; R1=100ohm


DC Electrical Characteristics

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD} =1.8 V, pin 5,8,9 short, F_{CLK} =18.432MHz

_										
Symbol	Parameter	Min.	Typ.	Max.	Unit					
Type: P	Гуре: Power									
I_{DD}	Supply Current Mouse moving (Normal)		4.5		mA					
I_{DD}	Supply Current Mouse not moving (sleep1)		600		uA					
I_{DD}	Supply Current Mouse not moving (Sleep2)		100	1	uA	PD, SCLK, SDIQ = high				
I_{DDPD}	Supply Current (Power Down)		30	b	uA					
Type: S	CLK, SDIO, PD		6							
V_{IH}	Input voltage HIGH	1.25	16	5						
V_{IL}	Input voltage LOW		,	0.5	V					
Type: L	ED				$\sqrt{\mathcal{N}}$					
V _{OL}	Output voltage LOW			300	mV	$@I_{OL} = 25\text{mA}$				
Type: X	Type: XA, XB, YA, YB									
V _{OH}	Output voltage HIGH	1.2		M.	V	$@I_{OH} = 2mA$				
V_{OL}	Output voltage LOW			0.2	X	$@I_{OL} = 2mA$				


5. Quadrature Mode

The quadrature state of the PAN3201DH tells mouse controller which direction the mouse is moving in. The output format is two channels quadrature (X and Y direction), which emulates encoder phototransistors. The DSP generates the Δx and Δy relative displacement values that are converted into two channel quadrature signals. The following diagrams show the timing for positive X motion, to the right or positive Y motion, up.



5.2 Quadrature Output State Machine

The following state machine shows the states of the quadrature output pins. The three things to note are that state 0 is entered after a power on reset. While the PD pin is asserted, the state machine is halted. Once PD is deasserted, the state machine picks up from where it left off. During times of mouse no movement will entry power saving mode, until mouse was moved.



5.3 Quadrature Output Waveform

The following diagrams show the waveform of the two channel quadrature outputs. If the X, Y is motionless, the (XA, XB), (YA, YB) will keep in final state. Each state change (ex. STATE2 >> STATE3) is one count.

Figure 7. State machin




Figure8. Quadrature output waveform

6. Serial Interface

The synchronous serial port is used to set and read parameters in the PAN3201DH, and can be used to read out the motion information instead of the quadrature data pins.

SCLK: The serial clock line. It is always generated by the host micro-controller.

SDIO: The serial data line used for write and read data.

PD: A third line is sometimes involved. PD(Power Down pin) is usually used to place the PAN3201DH in a low power mode to meet USB suspend specification. PD can also be used to force re-synchronization between the micro-controller and the PAN3201DH in case of an error.

6.1 Transmission Protocol

The transmission protocol is a two-wire link, half duplex protocol between the micro-controller and PAN3201DH. All data changes on SDIO are initiated by the falling edge on SCLK. The host micro-controller always initiates communication; the PAN3201DH never initiates data transfers.

The transmission protocol consists of the two operation modes:

- Write Operation.
- Read Operation.

Both of the two operation modes consist of two bytes. The first byte contains the address (seven bits) and has a bit7 as its MSB to indicate data direction. The second byte contains the data




Figure 9. Transmission Protocol

6.1.1 Write Operation

A write operation, which means that data is going from the micro-controller to the PAN3201DH, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The transfer is synchronized by SCLK. The micro-controller changes SDIO on falling edges of SCLK. The PAN3201DH reads SDIO on rising edges of SCLK.




Figure 10. Write Operation

14

6.1.2 Read Operation

A read operation, which means that data is going from the PAN3201DH to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is written by the micro-controller, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the PAN3201DH. The transfer is synchronized by SCLK. SDIO is changed on falling edges of SCLK and read on every rising edge of SCLK. The micro-controller must go to a high Z state after the last address data bit. The PAN3201DH will go to the high Z state after the last data bit.




Figure 11. Read Operation

6.2 Re-Synchronous Serial Interface

There are times when the SDIO line from the PAN3201DH should be in the Hi-Z state. If the microprocessor has completed a write to the PAN3201DH, the SDIO line is Hi-Z, since the SDIO pin is still configured as an input. However, if the last operation from the microprocessor was a read, the PAN3201DH will hold the D0 state on SDIO until a rising edge of SCIK. To place the SDIO pin into the Hi-Z state, first raise the PD line, and then toggle the SCLK line from high to low to high. The SDIO line will now be in the Hi-Z state. The PAN3201DH and the micro-controller might get out of synchronization due to following condition.




Figure 12. Forcing PAN 3201 DH SDIO line to the Hi-Z stat

6.2.1 USB Suspend

Termination of a transmission by the micro-controller may sometimes be required (for example, due to a USB suspend interrupt during a read operation). To accomplish this, the micro-controller should raise PD. The PAN3201DH will not write to any register and will reset the serial port (but nothing else) and be prepared for the beginning of future transmissions after PD goes low.

6.2.2 Firmware Flaws Error, or Others Error

The PAN3201DH and the micro-controller might get out of synchronization due to micro-controller firmware flaws. The PD pin can stay high, with the PAN3201DH in the shutdown state, or the PD pin can be lowered, returning the PAN3201DH to normal operation.

If the microprocessor and the PAN3201DH get out of sync, then the data either written or read from the registers will be incorrect. In such a case, an easy way to solve this is to raise PD to re-sync the parts after an incorrect read. The PAN3201DH will reset the serial port but will not reset the registers and be prepared for the beginning of a new transmission.

6.2.3 Power On Problem

The problem occurs if the PAN3201DH powers up before the microprocessor sets the SCLK and SDIO lines to be output.

6.3 Collision Detection on SDIO

The only time that the PAN3201DH drives the SDIO line is during a READ operation. To avoid data collisions, the micro-controller should release SDIO before the falling edge of SCLK after the last address bit. The PAN3201DH begins to drive SDIO after the next falling edge of SCLK. The PAN3201DH release SDIO of the rising SCLK edge after the last data bit. The micro-controller can begin driving SDIO any time after that. In order to maintain low power consumption in normal operation or when the PD pin is pulled high, the micro-controller should not leave SDIO floating until the next transmission (although that will not cause any communication difficulties).

6.4 Serial Interface Watchdog Timer Timeout

When there are only two pins to read register from PAN3201DH, and PD pin can't be used to re-synchronous function. If the microprocessor and the PAN3201DH get out of sync, then the data either written or read from the registers will be incorrect. In such a case, an easy way to solve this condition is to toggle the SCLK line from high to low to high and wait at least triwit to re-sync the parts after an incorrect read. The PAN3201DH will reset the serial port but will not reset the registers and be prepared for the beginning of a new transmission.




Figure 13. Re-synchronous serial interface using watchdog timer timeout

6.5 Power Down Mode

There are two different ways to entry power down mode, using the PD line or register setting.

6.5.1 PD Line Power Down Mode

To place the PAN3201DH in a low power mode to meet USB suspend specification, raise the PD line at least 700us. Then PD line can stay high, with the PAN3201DH in the shutdown state, or the PD pin can be lowered, returning the PAN3201DH to normal operation.




Figure 14. Power Down Minimum Pulse Width




Figure 15. PD Line Power Down Mode

6.5.2 Register Power Down Mode

PAN3201DH can be placed in a power-down mode by setting bit 3 in the configuration register via a serial port write operation. After setting the configuration register, wait at least 1 frame times. To get the chip out of the power-down mode, clear bit 3 in the configuration register via a serial port write operation. In power-down mode, the serial interface watchdog timer is not available. But, The serial interface still can read/write normally. For an accurate report after leave power down mode, wait about 3ms before the micro-controller is able to issue any write/read operation to the PAN3201DH.





Figure 16. Power-down configuration register writing operation

6.6 Error Detection


- 1. The micro-controller can verify success of write operations by issuing a read command to the same address and comparing written data to read data.
- 2. The micro-controller can verify the synchronization of the serial port by periodically reading the product ID register

7. SWKINT Timing

When the PAN3201DH is in sleep mode and the micro-controller is also in sleep mode, if the PAN3201DH finds motion occurred at this moment, PAN3201DH will wake micro-controller up promptly via SWKINT.




18



All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

PixArt Imaging Inc.

E-mail: fae service@pixart.com.tw V1.0, Mar. 2006




All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

E-mail: fae_service@pixart.com.tw

V1.0, Mar. 2006

20



All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

E-mail: fae service@pixart.com.tw V1.0, Mar. 2006




Figure 17. Application circuit for RF Receive

8.5 PCB Layout Consideration

- 1. Caps for pins 5, 8, 9, 10 MUST have trace lengths LESS than 5mm.
- 2. The trace lengths of OSCOUT, OSCIN must less than 6mm.

8.6 Recommended Value for R1

8.6.1 Using Red LED

Radiometric intensity of red LED

Bin limits (mW/Sr at 20mA)

LED Bin Grade	Min.	Тур.	Max.
N	14.7	-	17.7
P	17.7	-	21.2
Q	21.2	-	25.4

Note: Tolerance for each bin will be $\pm 15\%$

Suggested R1:

Red LED Bin Grade	Suggested R1 (ohm)
N	12
P	12
Q	12

8.6.2 Using IR LED


Suggested R1:

IR LED Bin Grade		Suggested R1 (ohm)		
TBD	1:1	0		

It is not guaranteed that the performance of PAN3201DH with IR LED is as good as PAN3201DH with red LED. PAN3201DH is designed to a very good match with red LED, and this combination has the best performance.

8.6.3 Summary

Light Source	LED Bin Grade	VDD	R1 (ohm)
Red DED	N, P, Q	2.7	12
IR LED	TBD	1.8	· 0






Figure 19. Recommended PCB mechanical cutouts and spacing

10. Update History

Version	Update			Date
V1.0	Creation, Preliminary	1 st version		03/02/2006
		S		
		11011		
	1.11	Pail .		

